



Q1



Q2 see documentation ARC processor page 2 (fig 5.4)
Condition code is updated when $\overline{F_3} = \overline{F_2}$

Q3



Q4 point left of hidden bit 0.1 xxx ... x
121 bits

$0.5 \leq \text{fraction} < 1$

$-2.8 = \left(\frac{-2.8}{4}\right) \cdot 2^2 = \overset{\text{sign}}{\uparrow} \overset{\text{fraction}}{\uparrow} 0.7 \cdot 2^{\text{exponent}}$

0.7 x 2 = 1.4	1
0.4 x 2 = 0.8	0
0.8 x 2 = 1.6	1
0.6 x 2 = 1.2	1
0.2 x 2 = 0.4	0
0.4 x 2 = 0.8	0


sign = 1
exponent = 000010000
fraction field = 01100110011...
Repeating

fraction .101100110011...
hidden bit

exponent $2 + 30 = 32_{10} \quad 000010000_2$

Q5 Documentation ARC page 2 (fig 5-2) (2)

C6ϕϕ4ϕϕϕ



assembly instruction is LD[%R1+%Rϕ],%R3
 since %Rϕ is always ϕ, also correct

LD [%R1 + ϕ], %R3 oP

LD [%R1], %R3 oE


LD %R1, %R3

Q6 Run the program!

address	data
200 - 203	16
204 - 207	-9
208 - 211	13
212 - 215	12
216 - 219	ϕ

Q7

X	F ₁	F ₀	F ₁ [†]	F ₀ [†]	Z
0	0	0	0	0	0
0	1	0	1	1	0
0	1	1	0	0	0
1	0	0	1	0	1
1	1	0	1	0	1
1	1	1	1	1	1



→ DF₁ = X + F₁ · F₀

Z = X

Q8

op = 16
op3 = 000111

ARC documentation page 3 (fig 5-15)
start address
11000011100₂ = 1564₁₀

address	A	A _{mux}	B	B _{mux}	C	C _{mux}	rd	wr	ALU	Control	Jump address
1564	-	1	-	1	%temp	φ	φ	φ	addcc	next	-
1565	%temp	φ	-	1	-	1	φ	φ	addcc	jump	2047

Alternatives are possible, e.g. addl instead of addcc

ga Dynamic RAM. (4)

Consists of capacitors which leak charge. Periodically data is read and written back to recharge the capacitors.

b. - Stored Program Concept.

- Consists of 5 elements which are interconnected: Memory, Control, ALU, Input and output.

c Processor polls the I/O device and to determine whether the I/O device (module) has data available (in case of a read operation) or can accept data (in case of a write operation). So, all I/O is done by the CPU.

10 Printer requires $100\% \cdot 1000 \mu s \cdot \frac{1}{(4000 \mu s)}$ (5)
 $= 25\%$ of the processing capacity.


Disk requires $100\% \cdot 125 \mu s \cdot \frac{1}{(1000 \mu s)}$
 $= 12.5\%$

Display requires $100\% \cdot 100 \mu s \cdot \frac{1}{(1000 \mu s)}$
 $= 10\%$

In total, the processor is occupied with I/O for $25 + 12.5 + 10 = 47.5\%$ of the time which means that 52.5% is left for Program P. Thus fraction of time processor available $= 0.525$.

A task of 100s then takes $\frac{100}{0.525} \approx 190.5s$

11 used to select Water pump I/O space (6)



used address within the Gas burner I/O space


used to select the Gas burner I/O space =>

$$SelBurn = !A_7 \cdot !A_6 \cdot !A_5 \cdot !A_4 \cdot !M/In$$


$$SelWater = !A_7 \cdot !A_6 \cdot \underline{A_5} \cdot !A_4 \cdot !M/In$$

These cannot be further minimized because shadowing is not allowed.

4GB address space => 32 address bits. (7)



Note that the cache monitors the address bus and 4 steps (1,2,3,4) can be identified in delivering a byte from cache to the processor. Each step corresponds with a field in the address.



12: Calculations

8

64 kB cache

slot size 16 B

2 way set associative

→ 32 B/set

2 K sets

⇓

11 address bits.

16-bit microprocessor ⇒ 16 bit data bus ⇒
word size 16 bit = 2 B.

To select 1 word (of 2 B) out of a slot
with 8 words (= 16 B) takes 3 address bits

Selection of 1 B out of a word of 2 B
requires 1 address bit


In total 11 + 3 + 1 bits are used ⇒

$$32 - (11 + 3 + 1) = 32 - 15 = 17 \text{ address bits remain}$$

for the tag



⇓



13

Probability of a Jump instruction = $P_j = \frac{1}{5} = 0,2$.

Probability a Jump is taken = $P_t = 0,3$.

Branch penalty = $P = 2$

Average instruction time = $1 + P_j \cdot P_t \cdot P =$

$$1 + 0,2 \cdot 0,3 \cdot 2 = 1,12$$