UNIVERSITY OF TWENTE.

Exam Computer Systems/Computer Architecture and Organisation

Bachelor 2nd year, EE and CS, EWI

Module/course code: Computer Systems for **CS** (202001030)

Computer Systems for **EE** (202001136)

Date: 12 October 2020

Time: 9:00-10:45 (+25% for students who may use extra time)

Module-coördinator: E. Molenkamp

Instructor: E. Molenkamp / A.B.J. Kokkeler

Type of test: Closed book

Allowed aids during the test: Writing materials, simple calculator

27 questions, 9 pages and 4 pages with the ARC documentation (at the end of this document)

Instructions for this examination:

- 1. If you finish before 10:30, you can quietly leave. Do not leave between 10:30 and 10:45. After 10:45 you must remain seated until you are requested to come. Keep always 1.5m distance.
- 2. Scientific or graphical calculators, laptops, mobile phones, books etc. are not allowed. Put those in your bag now (and **switched off**)!
- 3. Write your answers on this paper, in the provided boxes, and hand in this exam **and** the multiple choice form (even when you did not answer any questions).
- 4. Do not hand in scrap paper. It is not included in the assessment.
- 5. All multiple choice questions have exactly one correct answer; place an X in the correct box in this form and copy the answer to the multiple choice form.
- 6. The multiple choice form is scanned and automatically corrected. **Make sure to fill in that form completely** (except for the "docent / teacher" part).
- 7. For grading the exam, correction for guessing is used. **No answer given is counted as an incorrect** answer
- 8. Write your name, student number and educational programme at the bottom of this page.
- 9. The documentation refers to the ARC processor
- 10. **Tip:** write your answers on scrap paper. After the exam the answers are published.

You can score a total of 27 points for this exam; you need 17 points to pass the exam.


Symbols logical operators: **not a** is also represented as \overline{a} , a', a', a', a', a'

a and b is also represented as **a.b**, **a&b a or b** is also represented as $\mathbf{a} + \mathbf{b}$ **a xor b** is also represented as $\mathbf{a} \oplus \mathbf{b}$

Please underline your family name (i.e., the name on your student card)

 Name:_____ St. nr:

Question 1



What is a simplified Boolean equation for this Karnaugh map?

'X' denotes a don't care term and the fields that are not filled are 0.

$$a \square$$
 a'.b'.c'.d' + a.c

$$b\Box$$
 $b.d' + c.d'$

$$c\square$$
 a'.b.d' + a.c.d'

$$d\Box$$
 $d'.(a'+b'+c)$

Question 2

Beneath is a schematic with a chain of XOR gates. Which statement is true?



a☐ The behavior of this design cannot be realized with only 2-input NAND gates.

b☐ The behavior of this design cannot be realized with only 2-input NOR gates.

 $c\square$ The output is 1 if an odd number of input values is 1

 $d\square$ The output is 1 if an even number of input values is 1

Question 3

What is the Boolean equation for a system that is specified with the minterm expansion $F(P,Q,R) = \sum m(0)$.

$$a \square F(P,Q,R)=P'.Q'.R'$$

b
$$\Box$$
 F(P,Q,R)=P' + Q' + R'

c
$$\square$$
 F(P,Q,R)=P.Q.R

$$d\Box$$
 F(P,Q,R)=P + Q + R

Question 4

$$Y = A \cdot S + B \cdot \bar{S}$$

What Boolean equation is equal to this equation?

$$a\Box \qquad Y = (\bar{A} + \bar{S}).(\bar{B} + S)$$

$$b \square \qquad Y = \overline{(\bar{A} \cdot \bar{S}) + (\bar{B} \cdot S)}$$

$$c \square \qquad Y = \overline{(\bar{A} + \bar{S}) \cdot (\bar{B} + S)}$$

$$\mathsf{d}\Box \qquad Y = \overline{(\overline{A+S}) \cdot (\overline{B+\bar{S}})}$$

Question 5

Given is the two's complement number 10101. What is the decimal value?

Name:_			_
St. nr:			_

Question 6


Given is a normalized floating point representation in base 2. The bit pattern from left to right is: Sign bit: 1 bit (1 is negative, 0 is positive), Exponent field: 5 bits in excess 10, Fraction field: 5 bits (not included is the hidden bit). Point is right of hidden bit.

Only when the exponent field is filled with all zeros, the representation is not normalized. In that case the decimal number 0 is represented, independent of the sign and fraction field.

What is the decimal value of the pattern 1 01010 10000	a□	-0.75
for this floating point representation?	b□	-1
(spaces are added for readability)	с□	-1.5
	d□	-2 ¹⁰
Question 7 How many representations for decimal 0 does the floating point representation of question 6 have?	a□ b□ c□	0 2 32
	d□	64

Question 8


Below is a schematic of a pseudo random generator. The flip flop outputs are the outputs of the design and the clock input is connected to an oscillator. Assume that all flip flops have initially the value 1. How many different patterns are generated?



- a□ 15
- b□ 8
- c□ 7
- d□ 3

Name:______ St. nr:

Question 9



This finite state machine is realized with 2 data flip flops (Q_1Q_0) $(Q_1$ is the left bit of the state) and combinational logic. The input is X and the output is Y. The encoding of the states is:

state	Q_1	Qo
S0	0	0
S1	0	1
S2	1	0
S3	1	1

What is a simplified Boolean expression for the combinational logic for the input of flip-flop Q_1 (=D₁).

$$a \square D_1 = Q_1' + X'$$

$$b \square$$
 $D_1 = Q_0 + Q_1'.X$

$$c\square$$
 $D_1 = Q_1'.X + Q_1.Q_0'.X' + Q_1'.Q_0.X$

$$d\Box$$
 $D_1 = Q_1.Q_0'.X + Q_1'.Q_0.X$

Question 10

Given is the finite state machine of Question 9. What is a Boolean equation for the output Y?

$$a \square Y = Q_1.Q_0.X'$$

$$b \square$$
 Y = Q₁.Q₀.X' + Q₁.Q₀'Q₁.X'

$$c\square$$
 $Y = Q_1' + Q_0'$

Question 11

Given is the finite state machine of Question 9. The encoding of the states is changed in the encoding below:

state	Q_1	Q_0
S0	1	1
S1	1	0
S2	0	1
S3	0	0

a☐ The realization does not depend on the encoding of the states.

b
$$\square$$
 Y = Q₁'.Q₀'.X'


$$c\square$$
 $D_1 = 0$

d□ The FSM is a MOORE machine

Which statement is true?

Name:______ St. nr:

Question 12



$$a\square V = c_4 \oplus c_3$$

$$b\Box$$
 $N=c_4$


$$\mathsf{c} \square \qquad Z = \overline{c_4 + s_3 + s_2 + s_1 + s_0}$$

$$d\square$$
 $C = c_3$

This simple ALU can add and subtract signed numbers. $s_3..s_0$ are the sum bits and c_4,c_3 are the carry out bits. The logic for the status bits is not shown (V is oVerflow, N is Negative, Z is Zero, C is carry). Which statement is true for this logic?

 $\mathsf{a}\square$

Question 13



For both flip flops the setup time is 0.8ns, the hold time is 1ns and the flip flop clock to output delay is 1.2ns. The delay of the combinational circuit is 2ns.

Other delays are negligible

Which statement is true?

- Line C must be stable 0.8ns before the rising edge of CLK until 1ns after the rising edge of clk
- b \square The maximum clock frequency for a correct operation is 200 MHz
- c☐ Line D is stable 1ns after the rising edge of CLK until the next rising edge of CLK
- $d\square$ The right flip flop in this schematic has a hold time violation.

Question 14

Which ARC assembly instruction will change the contents of register %r1 to decimal 1?

b□ Id [%r0+1], %r1

a□

(signed representation is used)

c□ orcc %r0, 1, %r1

d□ orncc %r1, %r1, %r1

sethi 1, %r1

Question 15

What is the bit pattern of the *field op3* in the machine code of an ARC instruction when the start address in the micro store is decimal 1788?

a□ 000000

b□ 111111

c□ 000010

d□ None of these

Name:_				UNIVERSITY OF
St. nr:_				
Quest	ion 16			
	.begin .org 0 sethi	series,%r1	a□	After execution the contents of %r11 is decimal 20
lp:	srl addcc ld	%r1,10,%r1 %r0,%r0,%r11 [%r1], %r2	b□	After execution the contents of %r11 is decimal -1
ıμ.	addcc be	%r2,%r0,%r0 rdy	с□	After execution the contents of %r11 is decimal 6
	addcc addcc ba	%r11,%r2,%r11 %r1,4,%r1 Ip	d□	the loop in the program is infinite
rdy:	halt			
series:	6, 7, 8,	-1, 0, 0		

Question 17

13 .end Which statement is true?

res:

In computer science, self-modifying code is code that alters its own instructions while it is executing. The program below is an example.

Note: the data at address with label fun is in hexadecimal notation.

After execution of this program, which statement is true?

.begin .org 0	a□	contents of %r1 is decimal -1
addcc %r0,-1,%r1 ld [24],%r2	b□	contents of %r1 is decimal 1
st %r2,[12]	c□	contents of %r2 is decimal -1
addcc %r0, %r0, %r0 addcc %r0,1,%r1	d□	contents of %r2 is decimal 1
halt		
10800002h		
.end		

Question 18

rdy: fun:

А	Amux	В	Bmux	С	Cmux	Rd	Wr	ALU	Cond	Jump addr
100101	0	000000	1	100101	0	0	0	1110	110	00000000000

Given is a micro instruction of the ARC processor. Which statement is true?	a□	The data in the register file is not changed		
processor. Which statement is true.	b□	The program counter is incremented with 4		
	c□	The instruction register is incremented with 4		
	d□	Only if the status bit Z (Zero) is set a jump is made to micro address decimal 0		

Name:						UNIVERSITY OF TWEN	
St. nr:							
Question 19							
What is statement is correct?	a□	_	-		or with nai	me <i>program counter</i> executed.	
	b□	A computer based on the <i>von Neumann model</i> has no Control Unit.					
	c□	•	A processor that supports memory-mapped I/O has different read and write instructions for IO and memory.				
	d□	Memory-i both men			_	address space to address	
Question 20							
Given two processors	with word siz	e of 16 bits a	and a	a□	89AB		
byte-organized memo	•			b□	AB89		
Endian addressing and addressing. Processor		_		c□	BA98		
processor B reads data		•		-			
Processor A. What is reprocessor A wrote (he		ssor B when		d□	A98B		
Question 21							
What is correct?	a□	In the interrupt I/O technique the processor is polling for an interrupt of a device					
	b□	In the inte	•		nique the p	processor interrupts the	
	c□		-		_	data between main ninimal involvement of	
	d□	none of th	he above)			
_							
Question 22				•			
Consider the following i					•	<u>.</u>	
Task	Service time	e	Maxim latency		owea	Maximum Frequency	
A	10 ms		15 ms	<u>'</u>		1/(100 ms)	
В	20 ms		35 ms			1/(200 ms)	
С	40 ms		200 ms	5		1/(400 ms)	
D	50 ms		200 ms	5		1/(500 ms)	
What is correct?	a□	Maximum a	allowed	latenci	es for all th	ne tasks are met	
	b□	Task A can	prevent	task C	being serv	iced in time	
	с□	Task D can	prevent	task A	being serv	iced in time	
	d□	none of the	e above				

Name:St. nr:				UNIVERSITY OF TWENT		
Question 23		a physical address s	space of	16 MB. The memory is byte		
•	•	• •	•	I/O devices are selected. The system		
•	•	•		r according to the following		
specifications concer	ning addressing.					
Ethernet cont Video-RAM: Wifi controlle		512 KB directly f	ollowing	esses of the address range. g the area for the Ethernet controller. resses of the address range.		
Shadowing is	not allowed.	_		-		
The signals to select t						
The bits of the addres	ss bus are A _{N-1} A	A_0 (N is number of a	ıddress l	lines, right most bit has index 0)		
What is the equation SelEth?	n for $a\square$	SelEth = !A ₂₂ & !A	A ₂₁ & !A ₂	₂₀ & !M/in		
Seletii :	b□	SelEth = !A ₂₃ & !A ₂₁ & !A ₂₀ & !M/in				
	c□	SelEth = !A ₂₃ & !A	A ₂₂ & !A ₂	₂₁ & !A ₂₀ & !M/in		
	d□	<i>SelEth</i> = !A ₃ & !A	2 & !A ₁ 8	& A ₀ & !M/in		
Question 24 See question 23.						
What is the equation SelVideo?	n for a□	SelVideo = !A ₂₃ & !A ₂₂ & A ₂₁ & !A ₂₀ & !A ₁₉ & !M/In				
Servideo !	b□	SelVideo = !A ₂₃ &	!A ₂₂ &	!A ₂₁ & A ₂₀ & !A ₁₉ & !M/In		
	c□	$SelVideo = (!A_{22} + !A_{21} + A_{20} + !A_{19} + !A_{18} + !A_{17}) \& !M/In$				
	d□	none of the abov	⁄e			
Question 25	ssar has an an a	hin priman, cacha		following characteristics:		
Address space: Primary cache:	4 MB, Byte-a Size: 32 KB (e Slotsize: 1KB	ddressing excluding tags)		following characteristics:		
	e, a byte-addres che, selection o	f a set in the cache,	that are	used for, respectively, comparison on of a word in a slot and selection of		
What are the bit nu	mbers of the ad	dress that selects	a□	13, 12, 11, 10, 9		
set in the cache?			b□	12, 11, 10		
			c□	11, 10, 9		

 $\mathsf{d}\square$

none of the above

UNIVERSITY OF TWENTE.

Name:		Ul	MINER211A
St. nr:			
Question 26			
See question 25			
What are the bit numbers of the address that selects word in slot?	а□	7, 6, 5, 4, 3, 2,	1
	b□	8, 7, 6, 5, 4, 3,	2, 1
	c□	9, 8, 7, 6, 5, 4,	3, 2, 1
	d□	9, 8, 7, 6, 5, 4,	3, 2
Question 27			
A dynamic RAM chip is organised as follows: 64M x 2 bits. Using multiple of these chips, a memory module	a□	columns: 16	rows: 8
of in total 1024 Mbytes has to be built. The word width is 32 bits. Multiple of these chips are placed on a grid where the number of columns defines the word-width and the overall memory capacity is determined by the number		columns: 16	rows: 4
		columns: 32	rows: 4
		columns: 8	rows: 8
of rows. How many columns and how many rows does			